Security Verification Simulator for Fault Analysis Attacks

Abstract

Abstract- The advanced encryption standard (AES) is the most popular encryption standard in the world. Although the AES algorithm is theoretically safe, it has been recently reported that confidential information could be illegally specified when the AES algorithm is used in electronic circuits. In particular, the menace posed by fault analysis attacks has become extremely serious. This study develops a software simulator to evaluate the vulnerability of a cryptographic circuit against fault analysis attacks in which multiple analytical methods are combined. Simulation results proved the validity of the proposed simulator.