Asymmetric chip multiprocessors: Balancing hardware efficiency and programmer efficiency

Abstract

Grochowski et al. also study a CMP configuration with one large and an array of small cores [4][5], focused on optimizing the energy consumed per instruction. Kumar et al. [7-11] focused on improving power and throughput of multi-programmed workloads. In [19], et al.