Sign up & Download
Sign in

Cache-aware iteration space partitioning

by Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V Veidenbaum, Constantine D Polychronopoulos
Practice (2008)

Abstract

The need for high performance per watt has led to the development of multi-core systems such as the Intel Core 2 Duo processor and the Intel quad-core Kentsfield processor. Maximal exploitation of the hardware parallelism supported by such systems necessitates ...

Author-supplied keywords

Cite this document (BETA)

Sign up today - FREE

Mendeley saves you time finding and organizing research. Learn more

  • All your research in one place
  • Add and import papers easily
  • Access it anywhere, anytime

Start using Mendeley in seconds!

Already have an account? Sign in

Readership Statistics

3 Readers on Mendeley
by Discipline
 
 
by Academic Status
 
67% Ph.D. Student
 
33% Professor
by Country
 
33% China
 
33% Malta
 
33% Portugal