Design and simulation of a CMOS current source cell

2Citations
Citations of this article
14Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

This paper presents a voltage threshold-based self-bias and can be used for integrated CMOS current source structure. When the power supply voltage change from 3V to 6.5V, the current source can output 20 current constant currently and enable control terminal also be added that can effectively control the circuit open or closed. After pre - simulation achieve the desired effect we designed and verified the layout, then extracted the parasitic parameters and used it with the HSPICE software finish the layout simulation. The circuit can be good for the other sub-circuit modules to provide a stable DC bias, so that they can work in a suitable quiescent point. © 2011 Published by Elsevier Ltd.

Cite

CITATION STYLE

APA

Wang, K., Tang, Z., Li, H., Zhao, Y., Song, X., & Su, J. (2011). Design and simulation of a CMOS current source cell. In Procedia Environmental Sciences (Vol. 10, pp. 1052–1058). Elsevier B.V. https://doi.org/10.1016/j.proenv.2011.09.168

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free