GPU accelerated VLSI design verification

3Citations
Citations of this article
8Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Today's Very Large Scale Integrated-Circuit (VLSI) designs require intensive verification effort. However, traditional sequential verification solutions could no longer provide the scalability for future large designs. The so-called verification gap hinders the development of future VLSI products. In this paper, we review our recent works on accelerating typical VLSI verification tasks with modern GPUs. Our works prove that the potential of GPUs can be effectively unleashed through designing efficient data parallel algorithms and/or re-structuring existing sequential algorithms. © 2010 IEEE.

Cite

CITATION STYLE

APA

Deng, Y. (2010). GPU accelerated VLSI design verification. In Proceedings - 10th IEEE International Conference on Computer and Information Technology, CIT-2010, 7th IEEE International Conference on Embedded Software and Systems, ICESS-2010, ScalCom-2010 (pp. 1213–1218). https://doi.org/10.1109/CIT.2010.219

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free