Implementation of 128 / 256 Bit Data Bus Microprocessor Core on FPGA Architecture and Micro-architecture

Lee, W. F., & Shakaff, A. Y. (2007). Implementation of 128 / 256 Bit Data Bus Microprocessor Core on FPGA Architecture and Micro-architecture. Most, 7(1), 7–13.