Next generation Intel® micro-architecture (Nehalem) clocking architecture

35Citations
Citations of this article
17Readers
Mendeley users who have this article in their library.
Get full text

Abstract

This paper describes the Next generation Intel® micro-architecture (Nehalem) 45nm IA processor's Core and I/O clocking architecture. Among the highlights are: configurable clocking, fast-lock low-skew PLLs, high reference clock frequencies, analog supply tracking system, adaptive frequency clocking, low jitter Intel® QuickPath interconnect and Intel® QuickPath memory controller clock generation, and jitter-attenuating DLLs. © 2008 IEEE.

Cite

CITATION STYLE

APA

Kurd, N., Douglas, J., Mosalikanti, P., & Kumar, R. (2008). Next generation Intel® micro-architecture (Nehalem) clocking architecture. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (pp. 62–63). Institute of Electrical and Electronics Engineers Inc. https://doi.org/10.1109/VLSIC.2008.4585952

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free