Reconfigurable architectures for parallel execution of image processing tasks

2Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.

Abstract

Reconfigurable computers are becoming third, after general purpose processors and digital signal processors, programmable computing systems. In the present paper, a new definition of parallelism adequate for fine-grain parallel systems is introduced. Computing power requirements for high definition, real-time vision system are discussed. A survey of reconfigurable solutions for image processing and the latest research work carried on at the AGH Laboratory of Biocybernetics are presented. © 2007 SEP.

Cite

CITATION STYLE

APA

Gorgoń, M. (2007). Reconfigurable architectures for parallel execution of image processing tasks. Opto-Electronics Review, 15(4), 196–201. https://doi.org/10.2478/s11772-007-0019-3

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free