A simple smart time-to-digital converter based on vernier method for a high resolution LYSO MicroPET

Abstract

We proposed a new and low cost design of Time-to-Digital Converter (TDC) based on Vernier method using only one FPGA EPF10K30ATI144-3 with 1.3ns timing resolution performance. Neither ECL (Emitter-Coupled Logic) circuit nor High frequency clock was used in this design, which greatly reduced the complication and the power supply. We used two oscillators with slightly different frequencies to measure small time interval. All the Time-to-Digital Convertor functions were implemented on only one low-cost Altera FLEX II Family device. Our preliminary results showed: 1) Vernier TDC had a less than 1.3ns timing resolution that met the demand for coincidence measurement for LYSO MicroPET. 2) No inacceptable degradation was observed in time resolution as of the number of the Sliding Jaw Clock circulations was increased before coincidence. 3) Vernier TDC accomplished on FPGA had good stability with temperature. In a sum, we made a sufficient proof of high resolution and good stability of the proposed Vernier TDC design. Now, we are planning to achieve higher time resolution and higher stability by high-performance FPGA using this Smart Vernier TDC method. And such simple design is being applied to our animal PET. © 2007 IEEE.