Single Instruction Set Architectures for Image Processing

  • Laplante P
  • Gilreath W
4Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Abstract

For more than fifty years, computer engineers have sought to construct minimal computers using only a single instruction computer. While it might appear to be a simple academic exercise, remarkably, a rich computation paradigm can be developed using this approach, with important applications and implications in reconfigurable, chemical, optical and biological computing. More recently, the widespread use of the Field Programmable Gate Array (FPGA) has made such an approach not only desirable, but also practical.In this paper the history and motivation behind single instruction or one instruction computing (OISC) is reviewed. It is then shown how the paradigm can be used to implement a variety of imaging operations efficiently. Finally, a practical application and future work in languages and tools are presented.

Cite

CITATION STYLE

APA

Laplante, P. A., & Gilreath, W. (2002). Single Instruction Set Architectures for Image Processing. In Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Communications IV (Vol. 4867, p. 20). SPIE. https://doi.org/10.1117/12.455451

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free