Power and delay estimation of universal and exclusive gates using static and dynamic CMOS design

1Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Abstract

In this paper, designing the universal gate and exclusive gates using static, pseudo nmos and dynamic cmos design and calculate the power and delay by using microwind simulator. We can implement any Boolean functions as well as basic gate using universal gates NAND and NOR. exclusive gate XOR and XNOR are used for error detection and correction in digital communication circuits.

Author supplied keywords

Cite

CITATION STYLE

APA

Surya, A. (2019). Power and delay estimation of universal and exclusive gates using static and dynamic CMOS design. International Journal of Engineering and Advanced Technology, 8(6), 2438–2441. https://doi.org/10.35940/ijeat.F8538.088619

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free