Abstract
In this paper we describe a novel fully self-aligned HBT architecture, which enables a maximum reduction of device parasitics. TCAD simulations show that this architecture is capable of achieving fT/fmax values of 295/425GHz for an effective emitter area of 0.13×5 μm 2. In this new process approach, which is fully CMOS compatible, the collector and base are grown in a single-step non-selective epitaxial process on top of pre-defined bipolar areas. This provides new opportunities for collector-base profile engineering. The collector drift region and the extrinsic base are made self-aligned to the emitter by means of a dry etch that removes all polycrystalline material. The remaining epitaxial pedestal defines the intrinsic device and makes Deep Trench Isolation redundant. We describe the major features of the integration scheme and show measured fT/f max values of 300/220GHz on the first fabricated devices with an effective emitter area of 0.13×5 μm2. © 2007 IEEE.
Cite
CITATION STYLE
Donkers, J. J. T. M., Kramer, M. C. J. C. M., Van Huylenbroeck, S., Choi, L. J., Meunier-Beillard, P., Sibaja-Hernandez, A., … Hijzen, E. A. (2007). A novel fully self-aligned SiGe:C HBT architecture featuring a single-step epitaxial collector-base process. In Technical Digest - International Electron Devices Meeting, IEDM (pp. 655–658). https://doi.org/10.1109/IEDM.2007.4419029
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.