Monolayer dual gate transistors with a single charge transport layer

21Citations
Citations of this article
49Readers
Mendeley users who have this article in their library.

Abstract

A dual gate transistor was fabricated using a self-assembled monolayer as the semiconductor. We show the possibility of processing a dielectric on top of the self-assembled monolayer without deteriorating the device performance. The two gates of the transistor accumulate charges in the monomolecular transport layer and artifacts caused by the semiconductor thickness are negated. We investigate the electrical transport in a dual gate self-assembled monolayer field-effect transistor and present a detailed analysis of the importance of the contact geometry in monolayer field-effect transistors. © 2010 American Institute of Physics.

Cite

CITATION STYLE

APA

Spijkman, M., Mathijssen, S. G. J., Smits, E. C. P., Kemerink, M., Blom, P. W. M., & De Leeuw, D. M. (2010). Monolayer dual gate transistors with a single charge transport layer. Applied Physics Letters, 96(14). https://doi.org/10.1063/1.3379026

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free