Cache misses and bus traffic are key obstacles to achieving high performance of bus-based shared memory multiprocessors using invalidationbased snooping caches. To overcome these problems, software-controlled techniques for tolerating memory latency can be used, such as cache prefetching and data forwarding. However, some previous studies have shown that cache prefetching is not so effective in bus-based shared memory multiprocessors, while data forwarding is not easy to implement in this environment. In this paper, we propose a novel technique called cache injection, which combines consumer and producer initiated approaches, as well as the broadcasting nature of bus. Performance evaluation based on program-driven simulation and a set of eight parallel benchmark programs shows that cache injection is highly effective in reducing coherence misses and bus traffic.
CITATION STYLE
Milenkovic, A., & Milutinovic, V. (2000). Cache injection: A novel technique for tolerating memory latency in bus-based SMPs. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 1900, pp. 558–566). Springer Verlag. https://doi.org/10.1007/3-540-44520-x_76
Mendeley helps you to discover research relevant for your work.