3510-V 390-mΩ · cm2 4H-SiC lateral JFET on a semi-insulating substrate

9Citations
Citations of this article
12Readers
Mendeley users who have this article in their library.
Get full text

Abstract

The performance of high-voltage 4H-SiC lateral JFETs on a semi-insulating substrate is reported in this letter. The design of the voltage-supporting layers is based on the charge compensation of p- and n-type epilayers. The best measured breakdown voltage is 3510 V, which, to the authors' knowledge, is the highest value ever reported for SiC lateral switching devices. The Ron of this device is 390 390-mΩ · cm2, in which 61% is due to the drift-region resistance. The BV2/Ron is 32 MW/ cm2, which is typical among other reported SiC lateral devices. © 2009 IEEE.

Cite

CITATION STYLE

APA

Huang, C. F., Kan, C. L., Wu, T. L., Lee, M. G., Liu, Y. Z., Lee, K. Y., & Zhao, F. (2009). 3510-V 390-mΩ · cm2 4H-SiC lateral JFET on a semi-insulating substrate. IEEE Electron Device Letters, 30(9), 957–959. https://doi.org/10.1109/LED.2009.2027722

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free