An analysis of ADPLL applications in various fields

3Citations
Citations of this article
17Readers
Mendeley users who have this article in their library.

Abstract

ADPLL is now an essential component in applications like wireless sensor networks, Internet of things, health care applications, agricultural applications, etc, and also due the requirement of digital implementation by the industries. ADPLL consists of a phase detector, loop filter and digital controlled oscillator. The conventional PLL and digital PLL used for frequency synthesis, clock recovery circuit and synchronization give imprecise performance with respect to reliability, speed, power consumption, noise, locking speed, cost, etc. ADPLL overcomes the drawbacks of conventional PLL and digital PLL. In this paper, different approaches followed in All Digital Phase Locked Loop (ADPLL) for various applications are reviewed and their performance is compared based on components, modulation functions, frequency range, power utilization etc. In addition, an ADPLL with wide tuning range and frequency resolution is designed and implemented using automatic placement and routing, time to digital converter, digital loop filter and ring based oscillator. The ADPLL outputs and the results are analyzed with micro wind tool. The design gives a frequency range from 1.0-5.5GHz with low power consumption and it can also be used for Clock generation applications.

References Powered by Scopus

An energy-efficient OOK transceiver for wireless sensor networks

226Citations
N/AReaders
Get full text

Phase-Domain All-Digital Phase-Locked Loop

184Citations
N/AReaders
Get full text

A 56.4-to-63.4 GHz multi-rate all-digital fractional-N PLL for FMCW radar applications in 65 nm CMOS

161Citations
N/AReaders
Get full text

Cited by Powered by Scopus

Implementation Of An Efficient All Digital Phase Locked Loop

2Citations
N/AReaders
Get full text

Design of Digital Frequency Synthesizer for 5G SDR Systems

1Citations
N/AReaders
Get full text

Design of a high-speed MCML D-Latch at 0.6 V in 45 nm CMOS technology

0Citations
N/AReaders
Get full text

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Cite

CITATION STYLE

APA

Dinesh, R., & Marimuthu, R. (2020). An analysis of ADPLL applications in various fields. Indonesian Journal of Electrical Engineering and Computer Science, 18(2), 856–866. https://doi.org/10.11591/ijeecs.v18.i2.pp856-866

Readers over time

‘20‘21‘22‘23‘24‘2501234

Readers' Seniority

Tooltip

PhD / Post grad / Masters / Doc 3

50%

Professor / Associate Prof. 2

33%

Lecturer / Post doc 1

17%

Readers' Discipline

Tooltip

Engineering 4

50%

Computer Science 2

25%

Medicine and Dentistry 1

13%

Neuroscience 1

13%

Save time finding and organizing research with Mendeley

Sign up for free
0