A Low Power 100-Gb/s PAM-4 Driver with Linear Distortion Compensation in 65-nm CMOS

0Citations
Citations of this article
N/AReaders
Mendeley users who have this article in their library.
Get full text

Abstract

SUMMARY This paper proposes a low-power 100Gb/s four-level pulse amplitude modulation driver (PAM-4 Driver) based on linear distortion compensation structure for thin-film Lithium Niobate (LiNbO3) modulators, which manages to achieve high linearity in the output. The inductive peaking technology and open drain structure enable the overall circuit to achieve a 31-GHz bandwidth. With an area of 0.292 mm2, the proposed PAM-4 driver chip is designed in a 65-nm process to achieve power consumption of 37.7 mW. Post-layout simulation results show that the power efficiency is 0.37 mW/Gb/s, RLM is more than 96%, and the FOM value is 8.84.

Cite

CITATION STYLE

APA

Meng, X., Wei, K., Yu, Z., & Cai, X. (2023). A Low Power 100-Gb/s PAM-4 Driver with Linear Distortion Compensation in 65-nm CMOS. IEICE Transactions on Electronics, E106C(1), 7–13. https://doi.org/10.1587/transele.2022ECP5010

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free