Systolic modular multiplication

10Citations
Citations of this article
26Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

A simple systolic array for achieving the effect of modular reduction, in linear time, is described. This circuit, in conjunction with Atruin’s multiplier, performs modlriar multiplication in linear time.

Cite

CITATION STYLE

APA

Even, S. (1991). Systolic modular multiplication. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 537 LNCS, pp. 620–624). Springer Verlag. https://doi.org/10.1007/3-540-38424-3_44

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free