Three-dimensional 4F2 ReRAM with vertical BJT driver by CMOS logic compatible process

26Citations
Citations of this article
24Readers
Mendeley users who have this article in their library.
Get full text

Abstract

A new 3-D vertical bipolar junction transistor (BJT) resistive-switching memory (ReRAM) cell with complimentary metal-oxide-semiconductor-compatible process has been demonstrated and characterized. A new logic-compatible BJT is vertically formed underneath the resistive stacked film of TiN/Ti/HfO 2/TiN as a high-performance current driver and bit-cell selector. Using a shallow and tiny N-type lightly doped drain to be an emitter connects with ReRAM film as the bitline, a very thin and self-aligned P-pocket implant layer to be the wordline, and the N-well is the collector of the cells. As a result, the new 3-D ReRAM cell is very area saving and efficiently operated by the high-gain (β 50) BJT at a low voltage of 2 V for reset and 1.5 V for set. By adapting the highly shrinkable 3-D BJT current driver in ReRAM, the ReRAM is fully decoupled with the gate length and oxide thickness of logic metal-oxide-semiconductor field-effect transistors; furthermore, it can easily be scaled down to 4F2 under the lithographic limitation of defining ReRAM film with F2 area. © 2010 IEEE.

Cite

CITATION STYLE

APA

Wang, C. H., Tsai, Y. H., Lin, K. C., Chang, M. F., King, Y. C., Lin, C. J., … Tsai, M. J. (2011). Three-dimensional 4F2 ReRAM with vertical BJT driver by CMOS logic compatible process. IEEE Transactions on Electron Devices, 58(8), 2466–2472. https://doi.org/10.1109/TED.2011.2157928

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free