A Class of Linear Codes for Error Control in Byte-per-Card Organized Digital Systems

30Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Abstract

To improve the reliability of computer memories error-correcting and/or error-detecting codes have been successfully used. To provide for error control in systems organized to have b bits per card a new class of codes for simultaneous error correction and error detection is given. Copyright © 1978 by The Institute of Electrical and Electronics Engineers, Inc.

Cite

CITATION STYLE

APA

Reddy, S. M. (1978). A Class of Linear Codes for Error Control in Byte-per-Card Organized Digital Systems. IEEE Transactions on Computers, C27(5), 455–459. https://doi.org/10.1109/TC.1978.1675126

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free