Abstract
This article introduces a high-accuracy phase and amplitude detection circuit for 5G phased-array calibration. By utilizing a 39 GHz-150 kHz down-conversion scheme, the phase and amplitude information are detected separately with a phase-to-digital converter (PDC) and an analog-to-digital converter (ADC). In addition, to reduce the number of reference signals, a divide-by-4 injection-locked frequency divider (ILFD) using a transformer-based injection-enhancing technique is implemented for wideband reference signal generation. This ILFD realizes a wide locking range of 16.3-23.4 GHz (35.8%) with 5.05-mW power consumption. The detection circuit achieves less than 0.049° and 0.036-dB detection rms errors at 39 GHz. The wideband high-accuracy detection is also achieved from 37 to 43.5 GHz. The total power consumption is 50 mW with a 1-V VDD. The total core area is 1.43 mm2 in a 65-nm CMOS process.
Author supplied keywords
Cite
CITATION STYLE
Yamazaki, Y., Sakamaki, J., Pang, J., Alvin, J., Li, Z., You, D., … Okada, K. (2023). A 37-43.5-GHz Phase and Amplitude Detection Circuit With 0.049° and 0.036-dB Accuracy for 5G Phased-Array Calibration Using Transformer-Based Injection-Enhanced ILFD. IEEE Journal of Solid-State Circuits, 58(10), 2851–2860. https://doi.org/10.1109/JSSC.2023.3272829
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.