BitSAD v2: Compiler optimization and analysis for bitstream computing

6Citations
Citations of this article
6Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Computer vision and machine learning algorithms operating under a strict power budget require an alternate computing paradigm. While bitstream computing (BC) satisfies these constraints, creating BC systems is difficult. To address the design challenges, we propose compiler extensions to BitSAD, a DSL for BC. Our work enables bit-level software emulation and automated generation of hierarchical hardware, discusses potential optimizations, and proposes compiler phases to implement those optimizations in a hardware-aware manner. Finally, we introduce population coding, a parallelization scheme for stochastic computing that decreases latency without sacrificing accuracy, and provide theoretical and experimental guarantees on its effectiveness. 2019 Copyright held by the owner/author(s).

Cite

CITATION STYLE

APA

Daruwalla, K., Zhuo, H., Shukla, R., & Lipasti, M. (2019). BitSAD v2: Compiler optimization and analysis for bitstream computing. ACM Transactions on Architecture and Code Optimization, 16(4). https://doi.org/10.1145/3364999

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free