Design and Implementation of Braun Multiplier using Parallel Prefix Adders

  • Bikkina S
  • et al.
N/ACitations
Citations of this article
2Readers
Mendeley users who have this article in their library.
Get full text

Abstract

In the recent trends of any application depends on delay and area consumption. The delay and area of consumption are the two important considerations of the industrial. These two parameters are considered for any industry application. This type of application can be developed by the different methods that are used in VLSI technology. The Braun multiplier was developed by two different methods. The CMOS and GDI methods are used to implement this multiplier. The parallel prefix adders are used in the multiplier. Braun multiplier is helpful for increasing the speed of the system. The Braun multiplier is designed in the Tanner V-13 EDA tool. The results of this type of multiplier were considered in both CMOS and GDI.

Cite

CITATION STYLE

APA

Bikkina, S. C. Avinash., & Mouni, Nekkanti. (2020). Design and Implementation of Braun Multiplier using Parallel Prefix Adders. International Journal of Engineering and Advanced Technology, 9(4), 1251–1254. https://doi.org/10.35940/ijeat.d8075.049420

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free