A fast and low noise charge sensitive preamplifier in 90 nm CMOS technology

22Citations
Citations of this article
10Readers
Mendeley users who have this article in their library.

Abstract

A fast charge sensitive preamplifier was designed and built in a 90 nm CMOS technology. The work is part of the R&D effort towards the read out of pixel or small strip sensors in next generation HEP experiments. The preamplifier features outstanding noise performance given its wide bandwidth, with a ENC (equivalent noise charge) of about 350 electrons RMS with a detector of 1 pF capacitance. With proper filtering, the ENC drops to less than 200 electrons RMS. Power consumption is 5 mW for one channel, and the closed loop bandwith is about 180 MHz, for a risetime down to 2 ns in the fastest operation mode. Thanks to some freedom left to the user in setting the open loop gain, detectors with larger source capacitance can be read out without significant loss in bandwidth, being the rise time still 5.5 ns for a 5.6 pF detector. The output can drive a 50 Ω terminated transmission line. © 2012 2012 IOP Publishing Ltd and SISSA.

Cite

CITATION STYLE

APA

Baschirotto, A., Cocciolo, G., De Matteis, M., Giachero, A., Gotti, C., Maino, M., & Pessina, G. (2012). A fast and low noise charge sensitive preamplifier in 90 nm CMOS technology. Journal of Instrumentation, 7(1). https://doi.org/10.1088/1748-0221/7/01/C01003

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free