Electron mobility in scaled silicon metal-oxide-semiconductor field-effect transistors on off-axis substrates

11Citations
Citations of this article
9Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Off-axis silicon wafers promise monolithic integration of III-V optoelectronics with silicon microelectronics. However, it is unclear how miniaturization affects electronic device performance on off-axis substrates. We present the fabrication and characterization of metal-oxide-semiconductor field-effect transistors (MOSFETs) with different gate lengths on regular Si(100) and 4° off-axis wafers. The field-effect electron mobility in the off-axis devices is lower than in their (100)-wafer counterparts with equivalent gate length. Monte Carlo simulations have reproduced the experimental data and demonstrated that the mobility degradation in off-axis devices stems from enhanced electron scattering from the Si/ SiO2 surface roughness. Short-channel MOSFETs on (100) and off-axis substrates perform comparably. © 2009 American Institute of Physics.

Cite

CITATION STYLE

APA

Qin, G., Zhou, H., Ramayya, E. B., Ma, Z., & Knezevic, I. (2009). Electron mobility in scaled silicon metal-oxide-semiconductor field-effect transistors on off-axis substrates. Applied Physics Letters, 94(7). https://doi.org/10.1063/1.3085961

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free