Abstract
AMULET3 is the third fully asynchronous implementation of the ARM architecture designed at the University of Manchester. It implements the most recent version of the ARM architecture (v4T), including the Thumb instruction set. Significant architectural changes from its predecessors help achieve higher performance without sacrificing the advantages of asynchronous design and some new power-saving features have been incorporated. This paper outlines the AMULET3 microprocessor core, highlighting where this design differs from its predecessors. Most notable among the changes are the use of a Han'ard architecture to increase memory bandwidth and the inclusion of a reorder buffer to handle data forwarding and memory faults. © 1999 IEEE.
Cite
CITATION STYLE
Garside, J. D., Furber, S. B., & Chung, S. H. (1999). AMULET3 revealed. In Proceedings - International Symposium on Asynchronous Circuits and Systems (pp. 51–59). https://doi.org/10.1109/ASYNC.1999.761522
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.