Testing Technique of BIST: A Survey

  • Shrivastava S
  • Rawat P
  • Malviya S
N/ACitations
Citations of this article
7Readers
Mendeley users who have this article in their library.

Abstract

As the compactness of system-on-chip (SoC) increase, it becomes striking to integrate dedicated test logic on a chip. Starting with a broad idea of test problems, this survey paper focus on "Chip" Built in Self-Test (BIST) study and its promotion for board and system-level applications. This paper gives brief informative review of Built-in Self-test (BIST) and its testing techniques. Recently BIST Research is being highly used in VLSI and SoC testing for the detection fault coverage.

Cite

CITATION STYLE

APA

Shrivastava, S., Rawat, P., & Malviya, S. (2017). Testing Technique of BIST: A Survey. International Journal of Computer Applications, 161(3), 22–25. https://doi.org/10.5120/ijca2017913133

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free