A linearized source-couple pair transconductor using a low-voltage square root circuit

13Citations
Citations of this article
2Readers
Mendeley users who have this article in their library.
Get full text

Abstract

This paper presents a CMOS transconductor linearization by connecting square-rooter to a source couple pair circuit. A novel square-rooting circuit is proposed for low voltage operation. The proposed transconductance circuit is compact and consumes lower quiescent power, compared with the existing transconductors using the same realization technique. The circuit performances verification by PSPICE simulations show good results as expected. © 2008 IEEE.

Cite

CITATION STYLE

APA

Ngamkham, W., Kiatwarin, N., Narksap, W., Sangpisit, W., & Kiranon, W. (2008). A linearized source-couple pair transconductor using a low-voltage square root circuit. In 5th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2008 (Vol. 2, pp. 701–704). https://doi.org/10.1109/ECTICON.2008.4600527

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free