Single-event performance and layout optimization of flip-flops in a 28-nm bulk technology

Abstract

Alpha, neutron, and heavy-ion single-event measurements were performed on both high-performance and hardened flip-flop designs in a 28-nm bulk CMOS technology. The experimental results agree very well with simulation predictions and confirm that event error rates can be reduced dramatically using effective layout design. © 2013 IEEE.