A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application

53Citations
Citations of this article
37Readers
Mendeley users who have this article in their library.
Get full text

Abstract

This study demonstrates a new 7T2R nonvolatile SRAM (nvSRAM) with 3D ReRAM stacked structure for normally-off computing application. With this structure, the fully performance of SRAM can work well in active mode, and reduce the leakage current in power-off mode. High performance HfOx based ReRAM is used for high speed storage element and exhibits an instant-on characteristic. The present 7T2R nvSRAM cell includes a 1T2R RRAM (1 transistor/2 resistive memory) cell and a 6T SRAM circuit, which is low area penalty and achieve the nvSRAM function. The write margin is improved over 1.03x and 1.37x larger than that of 6T SRAM and 6T2R nvSRAM. The access time and read/write power consumption in 7T2R nvSRAM is better than that of 8T2R structure. Finally, a 16 Kb macro was fabricated with a 0.18 μm TSMC FEOL and ITRI BEOL. According to the measurement result, the VDDmin can be low down to 0.7 V and access time can be fast as 8.3 ns without pad delay. The data storage time is only 10 ns for SET and RESET in the ReRAM cell. © 2013 IEEE.

Cite

CITATION STYLE

APA

Sheu, S. S., Kuo, C. C., Chang, M. F., Tseng, P. L., Chih-Sheng, L., Wang, M. C., … Kao, M. J. (2013). A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application. In Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013 (pp. 245–248). https://doi.org/10.1109/ASSCC.2013.6691028

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free