Book Chapter

Network-on-chip validation and debug

Springer International Publishing, (2018), 325-342
DOI: 10.1007/978-3-319-98116-1_16
0Citations
Citations of this article
2Readers
Mendeley users who have this article in their library.
Get full text

Cite

CITATION STYLE

APA

Charles, S., & Mishra, P. (2018). Network-on-chip validation and debug. In Post-Silicon Validation and Debug (pp. 325–342). Springer International Publishing. https://doi.org/10.1007/978-3-319-98116-1_16

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free