We propose a hybrid LC-tank PLL realized in 5-nm FinFET CMOS for radar and 5G mobile applications. The oscillator has three input ports: 1) a conventional arrangement of phase/frequency detector and charge pump controls the oscillator via its tuning voltage; 2) a programmable phase realignment injects ultranarrow and ultrasharp complementary reference pulses into the oscillator to adjust the timing of its waveform's peaks and valleys; this improves the in-band phase noise and helps to mitigate the worsening flicker noise in advanced process nodes; and 3) a dynamic coarse tuning digitally extends the oscillator's tracking range by allowing it to quickly recenter the varactor. The PLL achieves 55.9-fs integrated jitter (from 100 kHz to 100 MHz).
CITATION STYLE
Tsai, T. H., Sheen, R. B., Hsu, S. Y., Chang, C. H., & Bogdan Staszewski, R. (2021). A 55.9-fs Integrated Jitter (100 kHz-100 MHz) Hybrid LC-Tank PLL in 5-nm FinFET Using Programmable Phase Realignment and Dynamic Coarse Tuning. IEEE Solid-State Circuits Letters, 4, 230–233. https://doi.org/10.1109/LSSC.2021.3130575
Mendeley helps you to discover research relevant for your work.