Abstract
We propose an FPGA design for the relevancy computation part of a high-throughput real-time search application. The application matches terms in a stream of documents against a static profile, held in off-chip memory. We present a mathematical analysis of the throughput of the application and apply it to the problem of scaling the Bloom filter used to discard nonmatches. Copyright © 2012 Wim Vanderbauwhede et al.
Cite
CITATION STYLE
Vanderbauwhede, W., Chalamalasetti, S. R., & Margala, M. (2012). Throughput analysis for a high-performance FPGA-accelerated real-time search application. International Journal of Reconfigurable Computing, 2012. https://doi.org/10.1155/2012/507173
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.