Impact of Device Topology on the Performance of High-Speed 1550 nm Wafer-Fused VCSELs

9Citations
Citations of this article
6Readers
Mendeley users who have this article in their library.

Abstract

A detailed experimental analysis of the impact of device topology on the performance of 1550 nm VCSELs with an active region based on thin InGaAs/InAlGaAs quantum wells and a composite InAlGaAs buried tunnel junction is presented. The high-speed performance of the lasers with L-type device topology (with the largest double-mesa sizes) is mainly limited by electrical parasitics showing noticeable damping of the relaxation oscillations. For the S-type device topology (with the smallest double-mesa sizes), the decrease in the parasitic capacitance of the reverse-biased p+n-junction region outside the buried tunnel junction region allowed to raise the parasitic cutoff frequency up to 13–14 GHz. The key mechanism limiting the high-speed performance of such devices is thus the damping of the relaxation oscillations. VCSELs with S-type device topology demonstrate more than 13 GHz modulation bandwidth and up to 37 Gbps nonreturn-to-zero data transmission under back-to-back conditions at 20 °C.

Cite

CITATION STYLE

APA

Babichev, A., Blokhin, S., Gladyshev, A., Karachinsky, L., Novikov, I., Blokhin, A., … Bimberg, D. (2023). Impact of Device Topology on the Performance of High-Speed 1550 nm Wafer-Fused VCSELs. Photonics, 10(6). https://doi.org/10.3390/photonics10060660

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free