Performance Assessment of RISC-V Architecture

Abstract

This paper presents the performance evaluation of RISC – V architecture based processor using Gem5 simulator. The performance analysis metrics such as bandwidth, latency, throughput, branch prediction, pipeline stages and memory hierarchy of the processor architecture are studied using Gem5 simulator. Different simulation models are carried out to arrive the best reference model for RISC-V architecture design and development. In this reference model cache memory functionality feature is verified with the verification methodology called Universal Verification Methodology (UVM). From simulations it is found that both the program and data cache provides optimum performance in terms of execution time, hit rates, miss rate and miss latencies.