A 10-bit DAC with 1.6-bit interpolation cells for compact LCD column driver ics

16Citations
Citations of this article
6Readers
Mendeley users who have this article in their library.
Get full text

Abstract

This paper proposes a 10-bit DAC for LCD column driver ICs. This architecture achieves 10-bit resolution with a compact die size smaller than that of a conventional 8-bit resistor-string DAC (RDAC). The proposed DAC combines a 6-bit RDAC and a 4-bit DAC-embedded op with 1.6-bit current-mode interpolation cells. The 6-bit RDAC uses a one-voltage selector instead of a two-voltage selector; therefore, it requires a smaller silicon die area for the voltage selector. Fewer differential pairs are required for the voltage interpolation because the DAC-embedded op uses 1.6-bit interpolation cells with binary-weighted reference voltages. This further reduces the silicon die area. The 10-bit DAC prototype was realized in 0.35-μm CMOS technology with the worst DNL/INL of 0.45/0.93 LSB. The 10-bit DAC occupies only 64% of the conventional 8-bit RDAC area. © 2005-2012 IEEE.

Author supplied keywords

Cite

CITATION STYLE

APA

Lu, C. W., Hsiao, C. M., Lin, Y. S., & Chang, M. C. F. (2013). A 10-bit DAC with 1.6-bit interpolation cells for compact LCD column driver ics. IEEE/OSA Journal of Display Technology, 9(3), 176–183. https://doi.org/10.1109/JDT.2012.2236679

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free