Three-dimensional stacking IC packaging technology for NAND-flash memory

0Citations
Citations of this article
5Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

The article presents the technology of three-dimensional multi-chip packaging and testing of NAND memory module implemented at GS Nanotech in collaboration with Petrozavodsk State University. The main technological operations and quality management methods at each stage of memory modules manufacture are described. These memory modules can be used for solid-state drives production.

Cite

CITATION STYLE

APA

Perminov, V. V., Putrolaynen, V. V., Shtykov, A. S., & Yartsev, A. V. (2019). Three-dimensional stacking IC packaging technology for NAND-flash memory. In IOP Conference Series: Materials Science and Engineering (Vol. 537). Institute of Physics Publishing. https://doi.org/10.1088/1757-899X/537/3/032064

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free