Sleep power minimisation using adaptive duty-cycling of DC-DC converters in state-retentive systems

2Citations
Citations of this article
10Readers
Mendeley users who have this article in their library.

Abstract

Aggressive power management techniques, which combine hardware and software solutions, are fundamental for embedded computing platforms today, especially if they are battery operated. This paper proposes an adaptive low-level algorithm, which modulates the DC-DC converter activation for minimising quiescent current consumption. This algorithm allows a discontinuous usage of the DC-DC converter during the sleep time, without requiring modification in the user's main program, by powering the system solely with the internal DC-DC converter capacitor and without using any other additional capacitors as an energy buffer. The algorithm computes the maximum interval between consecutive wake-ups necessary for the capacitor recharging at run-time. Intervals are decided by taking into account both the global leakage and the temperaturedependent variations of the capacitor. The proposed solution significantly enhances the lifetime of applications with a low activity rate, such as wireless sensor networks, while still guaranteeing efficient power delivery for high-current demand intervals.

Cite

CITATION STYLE

APA

Balsamo, D., Brunelli, D., Paci, G., & Benini, L. (2014). Sleep power minimisation using adaptive duty-cycling of DC-DC converters in state-retentive systems. IET Circuits, Devices and Systems, 8(6), 478–486. https://doi.org/10.1049/iet-cds.2013.0466

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free