Quantum Dot Cellular Automata (QCA) is treated as a most promising technology after CMOS techniques. The major advantages of QCA techniques are faster speed, lower energy consumption and smaller size. The implementation of clocks play very big role in the effective design of QCA circuits. In this paper, a QCA circuit is designed using the concept of QCA clocks. The proposed study describes a new method of implementing the logical function with power depletion analysis. The proposed logical function uses total number of 57 cells in which the area of each cell 372 nm2. The energy dissipation in this implementation is 18.79 meV and the total acquired area is 0.192 μm2. The proposed circuit is implemented utilizing QCA Designer. The proposal is excellent in the realization of nano-scale computing with minimal power utilization. The results are compared with the existing approaches and improvements of 6% in the area required and 7% in the number of cells are achieved.
CITATION STYLE
Pathak*, P., & Singh, R. K. (2020). Implementing Logical Circuits with Four Phase Quantum Dot Cellular Clock using QCA Designer. International Journal of Recent Technology and Engineering (IJRTE), 8(5), 3999–4003. https://doi.org/10.35940/ijrte.e6423.018520
Mendeley helps you to discover research relevant for your work.