Dimensionality-aware redundant SIMT instruction elimination

15Citations
Citations of this article
19Readers
Mendeley users who have this article in their library.
Get full text

Abstract

In massively multithreaded architectures, redundantly executing the same instruction with the same operands in different threads is a significant source of inefficiency. This paper introduces Dimensionality-Aware Redundant SIMT Instruction Elimination (DARSIE), a non-speculative instruction skipping mechanism to reduce redundant operations in GPUs. DARSIE uses static markings from the compiler and information obtained at kernel launch time to skip redundant instructions before they are fetched, keeping them out of the pipeline. DARSIE exploits a new observation that there is significant redundancy across warp instructions in multi-dimensional threadblocks. For minimal area cost, DARSIE eliminates conditionally redundant instructions without any programmer intervention. On increasingly important 2D GPU applications, DARSIE reduces the number of instructions fetched and executed by 23% over contemporary GPUs. Not fetching these instructions results in a geometric mean of 30% performance improvement, while decreasing the energy consumed by 25%.

Author supplied keywords

Cite

CITATION STYLE

APA

Yeh, T. T., Green, R. N., & Rogers, T. G. (2020). Dimensionality-aware redundant SIMT instruction elimination. In International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS (pp. 1327–1340). Association for Computing Machinery. https://doi.org/10.1145/3373376.3378520

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free