An efficient hybrid synchronization technique for scalable multi-core instruction set simulations

1Citations
Citations of this article
2Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Multi-core system simulation techniques have been especially essential to system development in recent years. Although these techniques have been studied extensively, we have found that both conventional polling and collaborative timing synchronization approaches all encounter a severe scalability issue when the number of target cores is more than that of the host cores. To resolve this issue, we propose an effective hybrid technique that combines the advantage of the two approaches. According to the experimental results, the proposed technique effectively resolves the scalability issue and shows one to four orders of improvement compared to conventional approaches. © 2013 IEEE.

Cite

CITATION STYLE

APA

Zeng, B. H., Tsay, R. S., & Wang, T. C. (2013). An efficient hybrid synchronization technique for scalable multi-core instruction set simulations. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 588–593). https://doi.org/10.1109/ASPDAC.2013.6509662

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free