Energy-efficient 128∼2048/1536-point FFT processor with resource block mapping for 3GPP-LTE system

32Citations
Citations of this article
7Readers
Mendeley users who have this article in their library.
Get full text

Abstract

In this paper, we propose an energy-efficient 128∼2048/1536-point partial FFT processor for the resource block mapping in the 3GPP-LTE OFDMA system. First, we present a modified partial cached-FFT algorithm with radix-2/22/3 operations for different resource block allocation in the OFDMA system. Then, based on the proposed algorithm, we build up the architecture of radix-2/22/3 cached-FFT processor. This processor can partially compute the selected resource blocks assigned by the base-station with the virtual resource block (VRB) to physical resource block (PRB) mapping in the 3GPP-LTE system. The proposed FFT processor was designed and implemented using TSMC 0.18μm 1P6M CMOS technology. Measurement results of the test chip show that the FFT processor runs at 35MHz with 11.29mW power consumption and it consumes 0.5 to 1.29nJ per FFT point. © 2010 IEEE.

Cite

CITATION STYLE

APA

Peng, S. Y., Shr, K. T., Chen, C. M., & Huang, Y. H. (2010). Energy-efficient 128∼2048/1536-point FFT processor with resource block mapping for 3GPP-LTE system. In 1st International Conference on Green Circuits and Systems, ICGCS 2010 (pp. 14–17). https://doi.org/10.1109/ICGCS.2010.5543106

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free