Abstract
In this paper, a floating capacitance multiplier including two multioutput differential voltage current conveyors, two grounded resistors, and a grounded capacitor is proposed. The proposed floating capacitance multiplier can realize high capacitor values with two small-valued resistors. It is more suitable for integrated circuit technology because it has only grounded passive components without needing any critical passive component matching conditions. Its performances are examined with several simulations using the SPICE program. As an application example, a third-order notch filter using three resistors and three capacitors is given.
Author supplied keywords
Cite
CITATION STYLE
Alpaslan, H. (2017). DVCC-based floating capacitance multiplier design. Turkish Journal of Electrical Engineering and Computer Sciences, 25(2), 1334–1345. https://doi.org/10.3906/elk-1509-112
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.