Host based system C-TLM2.0 simulation model for memory device driver verification

Abstract

With increasing complexity in SoC architecture in today’s embedded systems demand for more software applications is increasing. Time to market plays an important role for any product to win the market. Device drivers and stability pre-silicon (prior to silicon arrival) plays a very important role. To develop, integrate, system test and debug device drivers like Memory, I2C, PCIE, USB etc. with real world use cases, availability of hardware board is necessity. Availability of hardware board traditionally happens towards the later stages of the project life cycle. The best solution is using SystemC-TLM2.0 simulation models to verify device drivers early. This ensures the readiness of device drivers even before the hardware availability and effectively reduces time to market (TTM). Aim of this thesis is to develop Host based SystemC-TLM2.0 simulation model for Memory device driver verification.