Design and implementation of energy efficient SAR analog to digital converter

Abstract

An energy efficient Successive Approximate Register Analog to Digital Converter (SAR ADC) is designed and implemented to meet the low power sensor applications using split capacitor Digital to Analog Converter (DAC). The split capacitor array DAC reduces the practical value of MSB Capacitor to 50%. The body bias based Dynamic Comparator is proposed for the SAR ADC to improve the linearity of ADC and to reduce the energy. The gate and Transistor level optimization is carried out using mixed logic technique for the reduction of transistors count in the digital SAR control logic block. Due to the split capacitor DAC, body biased comparator and mixed digital logic, the overall area and energy are reduced than the existing SAR ADC architectures.