Configurable and High-Throughput CIM SRAM for Boolean Logic Operation with 321 GOPS/kb and 164395.6 GOPS/mm2

Abstract

In this letter, we propose a twin-operand computing method based on transforming a static random-access memory (SRAM) macro that can be used for image processing. The proposed cross-coupled 10T cell structure can be configured into a dual 4T structure, and the computational results can be stored in situ, thus significantly improving energy efficiency. Furthermore, unlike previous designs, the proposed computation-in-memory (CIM) macro allows independent operands, where two operands are stored in dual 4T. Not only can it provide computational functions but it can also double the storage density. The measurement results of a 55-nm CMOS prototype chip show that it achieves the highest throughput of 321 GOPS/kb, 164395.6 GOPS/mm2, and 364.2 TOPS/W at 1.2 V.