Design of Low Power Level Shifter Circuit with Sleep Transistor Using MultiSupply Voltage Scheme

  • Prasath R
  • Kumar P
N/ACitations
Citations of this article
7Readers
Mendeley users who have this article in their library.

Abstract

New low-power Level Shifter (LS) circuit is designed by using sleep transistor with Multi Threshold CMOS (MTCMOS) technique for robust logic voltage shifting from sub-threshold to above- threshold domain. MultiSupply Voltage Design (MSVD) technique is mainly used for energy and speed in modern system-on-chip. In MSVD, level shifters are required to allow different voltage supply to shift from the lower power supply voltage to the higher power supply voltage. This new low-power level shifter circuit is also used for fast response and low leakage power consumption. This low leakage power consumption can be achieved through insertion of sleep transistor and proper transistors sizing. The proposed design efficiently converts 100 mv input signal into 1 v output signal and achieves the power of 2.56 nW by using 90 nm technology.

Cite

CITATION STYLE

APA

Prasath, R. A., & Kumar, P. G. (2016). Design of Low Power Level Shifter Circuit with Sleep Transistor Using MultiSupply Voltage Scheme. Circuits and Systems, 07(07), 1132–1139. https://doi.org/10.4236/cs.2016.77097

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free