This paper describes the new cell-aware test (CAT) approach, which enables a transistor-level and defect-based ATPG on full CMOS-based designs to significantly reduce the defect rate of manufactured ICs, including FinFET technologies. We present results from a defect-oriented CAT fault model generation for 1,940 standard library cells, as well as the application of CAT to several industrial designs. We present high volume production test results from a 32 nm notebook processor and from a 350 nm automotive design, including the achieved defect rate reduction in defective-parts-per-million. We also present CAT diagnosis and physical failure analysis results from one failing part and give an outlook for using the functionality for quickly ramping up the yield in advanced technology nodes. © 1982-2012 IEEE.
CITATION STYLE
Hapke, F., Redemund, W., Glowatz, A., Rajski, J., Reese, M., Hustava, M., … Fast, A. (2014). Cell-aware test. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 33(9), 1396–1409. https://doi.org/10.1109/TCAD.2014.2323216
Mendeley helps you to discover research relevant for your work.