VSLI based analog power system emulator for fast contingency analysis

Abstract

This paper is concerned with the development of a fast, programmable, and reconfigurable power system emulator using an analog/mixed-signal VLSI microchip. The proposed microchip is capable of emulating behaviors of large power system networks under various conditions with faster than real-time computation time that is independent of the size of the power system network. The proposed model will focus on static security analysis, where the main objective is to access the existing operating state of the system. If the state is found to be secure, contingency analysis will be performed to evaluate system vulnerability and time necessary to obtain such results. This time will be compared to traditional computational techniques to evaluate static security of a power system. This paper discusses the design methodology of the proposed microchip and describes a smaller scale prototype of the analog emulator that is currently being developed on printed circuit boards (PCBs).