Via diode in Cu backend process for 3D cross-point RRAM arrays

10Citations
Citations of this article
21Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

In this paper, a fully logic compatible via diode is developed for high-density resistive random access memory (RRAM) array applications. This novel via diode is realized by advanced 28nm CMOS technology with Cu damascene via. The device is stacked between a top Cu via and a bottom Cu metal with a composite layer of TaN/TaON based dielectric film. An asymmetric current-voltage characteristic in this MIM structure provides a forward/reverse current ratio up to (10-6). In a cross-point RRAM array, the suppression of sneak current path by incorporating this via diode enables array size to be greatly expended. Via diode provides an excellent solution for high-density embedded nonvolatile memory applications in the nano-scale CMOS technology.

Cite

CITATION STYLE

APA

Liao, Y. C., Pan, H. W., Hsieh, M. C., Chang, T. S., Chih, Y. D., Tsai, M. J., … King, Y. C. (2014). Via diode in Cu backend process for 3D cross-point RRAM arrays. IEEE Journal of the Electron Devices Society, 2(6), 149–153. https://doi.org/10.1109/JEDS.2014.2339296

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free